IEEE Distinguished Lecture – Recent Trends and Advances in High Performance Fractional-N PLL Design

“Recent Trends and Advances in High Performance Fractional-N PLL Design” by Wanghua Wu, PhD, Senior Principal Engineer and Design Manager, Samsung Semiconductor Inc. USA. IEEE Distinguished Lecturer. Date: April 29, 2023 (Saturday) Time: 09:00 hrs till 10:00 hrs (UTC+8) Google Meet: https://meet.google.com/sow-kvfy-izr RSVP: https://docs.google.com/forms/d/1wmOVY3bgcOjkISdyIfPkNX_jiZmE92_TctkomWURXNo/viewform?edit_requested=true Abstract High performance fractional-N phase-locked loops (PLLs) are essential elements of […]